Power-Efficient Viterbi Decoder Architecture and Field Programmeble Gate Arrays Fpga Implementation

Burcu Özbay; Serap Çekli

Makale detayları

Power-Efficient Viterbi Decoder Architecture and Field Programmeble Gate Arrays Fpga Implementation

Yazarlar:

Burcu Özbay | Serap Çekli

Yayıncı:

İstanbul University-Cerrahpasa

Ana Başlıklar:

Uygulamalı fizik

Dergi:

Electrica 2018 Vol.18 Issue 1, pp.52-59

Belge Tipi:

Makale

Yayın Tarihi:

2/2018

Belge Dili:

İngilizce

Document ID (Org No.):

2000777690

Sıklık:

İki Yıllık

eISSN:

2619-9831

Özet:

 


A Viterbi decoder system
comprises a convolutional encoder and Viterbi decoder. In general, the code
words generated from the input series of convolutional encoder arrive at the
decoder through a noisy channel; however, the channel noise can cause
corruption of code words. The Viterbi decoder extracts the original input
message from the corrupted data using the Viterbi algorithm based on the
maximum likelihood principle. A Viterbi decoder mainly comprises four essential
units: a branch metrics unit, add-compare-select unit, path metrics unit, and
survivor-path memory unit. Related complex calculations are repeated in these
units at each clock cycle. In this study, a power- and area-efficient Viterbi
decoder architecture that also reduces the computational complexity is
proposed. Initially, a hard-decision Viterbi decoder system architecture design
for Very Large Scale Integration (VLSI) realization was fulfilled without any
further improvement to compare the performance of fundamental and improved
designs with respect to power consumption. The initial design constitutes an
essential base for the improved power- and area-efficient Viterbi decoder
architecture. The improvements were made to achieve the less complex and
power-efficient architectural system design. The performance of the proposed
architecture was tested by a fieldprogrammable gate array (FPGA) platform, and
the results have been reported. The architectural design is described using the
Verilog hardware description language for comparing the related tests and
performance of FPGA platform.


.

Makale detayları

Power-Efficient Viterbi Decoder Architecture and Field Programmeble Gate Arrays Fpga Implementation

Yazarlar: Burcu Özbay | Serap Çekli

Yayıncı: İstanbul University-Cerrahpasa

Ana Başlıklar: Uygulamalı fizik

Dergi: Electrica 2018 Vol.18 Issue 1, pp.52-59

Belge Tipi: Makale

Yayın Tarihi: 2/2018

Belge Dili: İngilizce

Document ID (Org No.): 2000777690

Sıklık: İki Yıllık

eISSN: 2619-9831

Sayı

Yazarlar:

Burcu Özbay | Serap Çekli

Yayıncı:

İstanbul University-Cerrahpasa

Ana Başlıklar:

Uygulamalı fizik

Dergi:

Electrica 2018 Vol.18 Issue 1, pp.52-59

Belge Tipi:

Makale

Yayın Tarihi:

2/2018

Belge Dili:

İngilizce

Document ID (Org No.):

2000777690

Sıklık:

İki Yıllık

eISSN:

2619-9831